**100** Netlist (block b) 102 If (b has been netlisted incrementally && previously-generated HDL code should be reused) reuse the previously-generated HDL code 104 106 retum 108 else 110 for each sub-block b1 of b Netlist (b1) 112 Use the HDL code for sub-blocks (if any) to generate new HDL code for b 114 116 retum

FIG. 1




FIG. 2




FIG. 3

C 402
token configuration window
Product Family 406 Device 408 Speed 410 Package 412
Synthesis Tool
Target Directory Browse
C 418
Simulator System Period (sec)
FPGA System Clock Period (ns)
Transform this Subsystem into a Black Box
Generate OK Apply Cancel Help

FIG. 4




FIG. 5

	602
	simulation multiplexer window
)4	For simulation, pass data from input port: (1 or 2)
\	41
)6	For generation, pass data from input port: (1 or 2)
\	2
	OK Cancel Help

FIG. 6